Access the full text.
Sign up today, get DeepDyve free for 14 days.
The goal for the Logic Level Modeling for ASICs Workshop was to provide an interchange of ideas between people working on ASIC logic level models. Logic Level Models use discrete values at discrete time steps. A simulation or analysis model performs an evaluation based upon values present at ports and upon internal state. Therefore, the workshop discussions centered upon topics related to simulation and analysis based upon discrete logic values and discrete time steps. The workshop goal was achieved by including people from ASIC foundries, CAE companies, and System designers (i.e. ASIC users.)
ACM SIGDA Newsletter – Association for Computing Machinery
Published: Jun 1, 1991
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.