Access the full text.
Sign up today, get DeepDyve free for 14 days.
References for this paper are not available at this time. We will be adding them shortly, thank you for your patience.
This paper presents the design and logic implementation of the fractal scan algorithm based on the mathematical model of the optimal scan architecture. Through the exploration of the sub-space code sequences and bit code sequences for different grey levels, we deduce the general formulae for the sequences and propose the corresponding logic implementations including the fractal scanning IP core and the general grey-level controller for Flat Panel Display (FPD). The parameterised IP core for various grey levels, embedded in FPD scan controller, can efficiently increase the scan utilisation and imaging quality. This research provides a new engineering way to solve a pressing problem of high resolution FPD technology. (Received 28 January 2010; Revised 7 July 2010; Accepted 18 December 2010)
International Journal of Manufacturing Research – Inderscience Publishers
Published: Jan 1, 2011
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.