Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless ChannelDigital Phase-Locked Loop

A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel: Digital... [One of the most challenging tasks in analog circuit design is to adapt a functional block to ever-new CMOS process technologies. For digital circuits, the number of gates per square milimeter approximately doubles per chip generation. Integration of analog parts in recent deep submicron technologies is much more difficult and additionally complicated because the usable voltage ranges are decreasing with every new integration step. The continued progress in increasing performance, speed, reliability, and the simultaneous reduction in size and cost of integrated circuits (LSI and VLSI) has resulted in a strong interest in implementation of the phase-locked loop (PLL) in the digital domain. In this chapter an overview of the Digital Phase-Locked-Loop (DPLL) system architecture is presented. An introduction to the operation is given, considering each of the DPLL components individually. The discrete time mathematical models of the various components of DPLL are discussed. Finally, the chapter ends with notes on classification of DPLL based on phase detection techniques, operational principles of various types of phase detector are also discussed.] http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png

A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless ChannelDigital Phase-Locked Loop

Part of the Signals and Communication Technology Book Series
Springer Journals — Jan 30, 2015

Loading next page...
 
/lp/springer-journals/a-digital-phase-locked-loop-based-signal-and-symbol-recovery-system-OzU8u7Wthk
Publisher
Springer India
Copyright
© Springer India 2015
ISBN
978-81-322-2040-4
Pages
103 –126
DOI
10.1007/978-81-322-2041-1_5
Publisher site
See Chapter on Publisher Site

Abstract

[One of the most challenging tasks in analog circuit design is to adapt a functional block to ever-new CMOS process technologies. For digital circuits, the number of gates per square milimeter approximately doubles per chip generation. Integration of analog parts in recent deep submicron technologies is much more difficult and additionally complicated because the usable voltage ranges are decreasing with every new integration step. The continued progress in increasing performance, speed, reliability, and the simultaneous reduction in size and cost of integrated circuits (LSI and VLSI) has resulted in a strong interest in implementation of the phase-locked loop (PLL) in the digital domain. In this chapter an overview of the Digital Phase-Locked-Loop (DPLL) system architecture is presented. An introduction to the operation is given, considering each of the DPLL components individually. The discrete time mathematical models of the various components of DPLL are discussed. Finally, the chapter ends with notes on classification of DPLL based on phase detection techniques, operational principles of various types of phase detector are also discussed.]

Published: Jan 30, 2015

Keywords: Digital phase-locked loop; Phase frequency detector; Numerically controlled oscillator; Loop filter; Frequency divider; Multipliers type phase detector; Zero-crossing (zc) phase detector nyquist rate (nr) phase detector; Xor phase; Sequential phase detector; Phase frequency detectors hilbert transform phase detector

There are no references for this article.