Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless ChannelA DPLL-Based Recovery System for Nakagami-m Fading Channel

A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel: A... [The modified structure of Digital Phase-Locked Loop (DPLL)-based systems for dealing with Nakagami-m fading is proposed here. The emphasis of the work is to generate input signal under various fading conditions with certain modulation transmitted through Nakagami-m channels and to evaluate the performance of the proposed DPLL in terms of Bit Error Rate (BER). Statistical characteristics of the faded input signal ar evaluated in terms of Probability Distribution Function (PDF), Level Crossing Rate (LCR) and Average Fade Duration (AFD). A sixth order Least Square Polynomial Fitting (LSPF) block and Roots Approximator (RA) for better phase-frequency detection is implemented as a replacement for Phase Frequency Detector (PFD) and Loop Filter (LF) of a traditional DPLL, which has helped to attain optimum performance of DPLL. The results of simulation of the proposed DPLL with Nakagami-m fading and QPSK modulation show that the proposed method provides better performance than existing systems of similar type.] http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png

A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless ChannelA DPLL-Based Recovery System for Nakagami-m Fading Channel

Part of the Signals and Communication Technology Book Series
Purkayastha, Basab Bijoy; Sarma, Kandarpa Kumar
Springer Journals — Jan 30, 2015
Download PDF
12 pages

Loading next page...
 
/lp/springer-journals/a-digital-phase-locked-loop-based-signal-and-symbol-recovery-system-dg468a3aDO
Publisher
Springer India
Copyright
© Springer India 2015
ISBN
978-81-322-2040-4
Pages
173 –185
DOI
10.1007/978-81-322-2041-1_9
Publisher site
See Chapter on Publisher Site

Abstract

[The modified structure of Digital Phase-Locked Loop (DPLL)-based systems for dealing with Nakagami-m fading is proposed here. The emphasis of the work is to generate input signal under various fading conditions with certain modulation transmitted through Nakagami-m channels and to evaluate the performance of the proposed DPLL in terms of Bit Error Rate (BER). Statistical characteristics of the faded input signal ar evaluated in terms of Probability Distribution Function (PDF), Level Crossing Rate (LCR) and Average Fade Duration (AFD). A sixth order Least Square Polynomial Fitting (LSPF) block and Roots Approximator (RA) for better phase-frequency detection is implemented as a replacement for Phase Frequency Detector (PFD) and Loop Filter (LF) of a traditional DPLL, which has helped to attain optimum performance of DPLL. The results of simulation of the proposed DPLL with Nakagami-m fading and QPSK modulation show that the proposed method provides better performance than existing systems of similar type.]

Published: Jan 30, 2015

Keywords: Digital phase-locked loop; Numerically controlled oscillator; Nakagami-m fading channels; Least square polynomial fitting filter; Level crossing rate and average fade duration

There are no references for this article.