Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless ChannelIntroduction

A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel:... [In this chapter an overview of phase lock loop is presented, starting with a short review of the history of the PLL in Sect. 1.2. In the following section, Sect. 1.3, various applications of a PLL are discussed. In Sect. 1.4, we discuss the implementation of PLL in communication centric applications. The continued progress in increasing performance, speed, reliability, and the simultaneous reduction in size and cost of integrated circuits (LSI and VLSI) has resulted in a strong interest in the implementation of the phase-locked loop (PLL) in the digital domain. In Sect. 1.5, we give a brief review of the digital version of PLL. Finally, the chapter ends with a note on the organization of this monograph.] http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png

A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless ChannelIntroduction

Part of the Signals and Communication Technology Book Series
Purkayastha, Basab Bijoy; Sarma, Kandarpa Kumar
Springer Journals — Jan 30, 2015
Download PDF
29 pages

Loading next page...
 
/lp/springer-journals/a-digital-phase-locked-loop-based-signal-and-symbol-recovery-system-gH77gZldaN
Publisher
Springer India
Copyright
© Springer India 2015
ISBN
978-81-322-2040-4
Pages
1 –29
DOI
10.1007/978-81-322-2041-1_1
Publisher site
See Chapter on Publisher Site

Abstract

[In this chapter an overview of phase lock loop is presented, starting with a short review of the history of the PLL in Sect. 1.2. In the following section, Sect. 1.3, various applications of a PLL are discussed. In Sect. 1.4, we discuss the implementation of PLL in communication centric applications. The continued progress in increasing performance, speed, reliability, and the simultaneous reduction in size and cost of integrated circuits (LSI and VLSI) has resulted in a strong interest in the implementation of the phase-locked loop (PLL) in the digital domain. In Sect. 1.5, we give a brief review of the digital version of PLL. Finally, the chapter ends with a note on the organization of this monograph.]

Published: Jan 30, 2015

Keywords: PLL; AM; FM; Squaring loop; Costas loop; Inverse modulator

There are no references for this article.