Access the full text.
Sign up today, get DeepDyve free for 14 days.
[This chapter deals with SOC design verification, verification plans and strategies, and verification methodologies. It defines functional simulation, functional coverage, code coverage, and other important terms used in design verification. It also deals with FPGA validation and its role in SOC verification. The SOC design verification by simulation explained in this chapter is demonstrated by simulating the reference design at the end of the book.]
Published: Dec 14, 2022
Keywords: Test bench; Simulation; VIP; Test bench; SOC under test; Test environment; Test script; Regression; Run script; Bug tracking; Verification tools; System Verilog; DUT; Bug-debug; Bug fix
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.