Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

A Practical Approach to VLSI System on Chip (SoC) DesignSoC Design Verification

A Practical Approach to VLSI System on Chip (SoC) Design: SoC Design Verification [This chapter deals with SOC design verification, verification plans and strategies, and verification methodologies. It defines functional simulation, functional coverage, code coverage, and other important terms used in design verification. It also deals with FPGA validation and its role in SOC verification. The SOC design verification by simulation explained in this chapter is demonstrated by simulating the reference design at the end of the book.] http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png

A Practical Approach to VLSI System on Chip (SoC) DesignSoC Design Verification

Springer Journals — Dec 14, 2022

Loading next page...
 
/lp/springer-journals/a-practical-approach-to-vlsi-system-on-chip-soc-design-soc-design-5CgRrqsxfP
Publisher
Springer International Publishing
Copyright
© The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Switzerland AG 2022
ISBN
978-3-031-18362-1
Pages
135 –167
DOI
10.1007/978-3-031-18363-8_7
Publisher site
See Chapter on Publisher Site

Abstract

[This chapter deals with SOC design verification, verification plans and strategies, and verification methodologies. It defines functional simulation, functional coverage, code coverage, and other important terms used in design verification. It also deals with FPGA validation and its role in SOC verification. The SOC design verification by simulation explained in this chapter is demonstrated by simulating the reference design at the end of the book.]

Published: Dec 14, 2022

Keywords: Test bench; Simulation; VIP; Test bench; SOC under test; Test environment; Test script; Regression; Run script; Bug tracking; Verification tools; System Verilog; DUT; Bug-debug; Bug fix

There are no references for this article.