Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

A Roadmap for Formal Property VerificationHave I Written Enough Properties?

A Roadmap for Formal Property Verification: Have I Written Enough Properties? [Logical bugs like to hide in the gap between the design intent specification and the implementation. The RTL designer typically receives the specification as an English document and develops the implementation on the basis of her understanding of this document. Using a natural language such as English creates the possibility of a gap between the design architect’s actual intent and the RTL designers’ perception of this intent. Some of the hardest logical bugs love to hide in this gap.] http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png

A Roadmap for Formal Property VerificationHave I Written Enough Properties?

Springer Journals — Jan 1, 2006

Loading next page...
 
/lp/springer-journals/a-roadmap-for-formal-property-verification-have-i-written-enough-9q1xs7XzAl
Publisher
Springer Netherlands
Copyright
© Springer 2006
ISBN
978-1-4020-4757-2
Pages
129 –155
DOI
10.1007/978-1-4020-4758-9_5
Publisher site
See Chapter on Publisher Site

Abstract

[Logical bugs like to hide in the gap between the design intent specification and the implementation. The RTL designer typically receives the specification as an English document and develops the implementation on the basis of her understanding of this document. Using a natural language such as English creates the possibility of a gap between the design architect’s actual intent and the RTL designers’ perception of this intent. Some of the hardest logical bugs love to hide in this gap.]

Published: Jan 1, 2006

Keywords: Fault Model; Coverage Analysis; Functional Coverage; Design Intent; Input Constraint

There are no references for this article.