Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

A Second-Order ΣΔ ADC Using Sputtered IGZO TFTsConclusions and Future Perspectives

A Second-Order ΣΔ ADC Using Sputtered IGZO TFTs: Conclusions and Future Perspectives [This work involved three main topics: study and optimization of multicomponent and multilayers dielectrics and their integration in IGZO TFTs; ΣΔ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document} $$\Sigma \Delta $$ \end{document} modulator design and simulation using a model specially adapted for IGZO TFTs; circuit layout for future fabrication using optimized fabrication processes. In this section, the most relevant conclusions and future perspectives about these topics are addressed.] http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png

A Second-Order ΣΔ ADC Using Sputtered IGZO TFTsConclusions and Future Perspectives

Loading next page...
 
/lp/springer-journals/a-second-order-adc-using-sputtered-igzo-tfts-conclusions-and-future-SOrQI0vGyG
Publisher
Springer International Publishing
Copyright
© The Author(s) 2016
ISBN
978-3-319-27190-3
Pages
73 –75
DOI
10.1007/978-3-319-27192-7_6
Publisher site
See Chapter on Publisher Site

Abstract

[This work involved three main topics: study and optimization of multicomponent and multilayers dielectrics and their integration in IGZO TFTs; ΣΔ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document} $$\Sigma \Delta $$ \end{document} modulator design and simulation using a model specially adapted for IGZO TFTs; circuit layout for future fabrication using optimized fabrication processes. In this section, the most relevant conclusions and future perspectives about these topics are addressed.]

Published: Dec 30, 2015

Keywords: Optimized Fabrication Process; Multilayer Insulation; Circuit Layout; Future Fabrication; Single Dielectric Layer

There are no references for this article.