Access the full text.
Sign up today, get DeepDyve free for 14 days.
J. Fiurášek (2008)
Linear optical Fredkin gate based on partial-SWAP gatePhysical Review A, 78
A. Paler, I. Polian, J. Hayes (2012)
Detection and diagnosis of faulty quantum circuits17th Asia and South Pacific Design Automation Conference
Nikolay Raychev, I. Chuang (2010)
Quantum Computation and Quantum Information: Introduction to the Tenth Anniversary Edition
N. Jones (2013)
Logic Synthesis for Fault-Tolerant Quantum ComputersarXiv: Quantum Physics
A. Blais, A. Zagoskin (1999)
Operation of universal gates in a DXD superconducting solid state quantum computerArXiv, quant-ph/9905043
M. Lukac, B. Shuai, M. Kameyama, D. Miller (2011)
Information-Preserving Logic Based on Logical Reversibility to Reduce the Memory Data Transfer Bottleneck and Heat Dissipation2011 41st IEEE International Symposium on Multiple-Valued Logic
M. Amin, A. Omelyanchouk, S. Rashkeev, M. Coury, A. Zagoskin (2001)
Quasiclassical theory of spontaneous currents at surfaces and interfaces of d-wave superconductorsPhysica B-condensed Matter, 318
Laura Tague, Mathias Soeken, S. Minato, R. Drechsler (2013)
Debugging of Reversible Circuits Using pDDs2013 IEEE 43rd International Symposium on Multiple-Valued Logic
W. Athas, L. Svensson, J. Koller, N. Tzartzanis, E. Chou (1994)
Low-power digital systems based on adiabatic-switching principlesIEEE Trans. Very Large Scale Integr. Syst., 2
M. Lukac, M. Perkowski, M. Kameyama (2010)
Evolutionary quantum logic synthesis of Boolean reversible logic circuits embedded in ternary quantum space using structural restrictionsIEEE Congress on Evolutionary Computation
D. Puzzuoli, C. Granade, H. Haas, B. Criger, E. Magesan, D. Cory (2013)
Tractable Simulation of Error Correction with Honest Approximations to Realistic Fault ModelsPhysical Review A, 89
I. Polian, J. Hayes (2010)
Advanced modeling of faults in Reversible circuits2010 East-West Design & Test Symposium (EWDTS)
M. He, M. Frank, Huikai Xie (2005)
CMOS-MEMS resonator as a signal generator for fully-adiabatic logic circuits, 5649
Venkiteswaran Anantharam, M. He, K. Natarajan, Huikai Xie, M. Frank (2004)
Driving Fully-Adiabatic Logic Circuits Using Custom High-Q MEMS Resonators
Adam Paetznick, B. Reichardt (2013)
Universal fault-tolerant quantum computation with only transversal gates and error correction.Physical review letters, 111 9
Y. Rentergem, A. Vos (2005)
Optimal Design of a Reversible Full AdderInt. J. Unconv. Comput., 1
M. Lukac, M. Kameyama, Kosuke Hiura (2013)
Natural image understanding using algorithm selection and high-level feedback, 8662
J. Biamonte, Jeff Allen, M. Perkowski (2005)
Fault Models for Quantum Mechanical Switching NetworksJournal of Electronic Testing, 26
E. Knill (2004)
Quantum computing with realistically noisy devicesNature, 434
R. Wille, H. Zhang, R. Drechsler (2013)
Fault Ordering for Automatic Test Pattern Generation of Reversible Circuits2013 IEEE 43rd International Symposium on Multiple-Valued Logic
M. Zamani, M. Tahoori (2011)
Online Missing/Repeated Gate Faults Detection in Reversible Circuits2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
Y. Rentergem, A. Vos, L. Storme (2005)
Implementing an arbitrary reversible logic gateJournal of Physics A, 38
Navid Farazmand, M. Zamani, M. Tahoori (2010)
Online Multiple Fault Detection in Reversible Circuits2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems
J. Rice (2013)
An overview of fault models and testing approaches for reversible logic2013 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)
M. Mičuda, M. Sedlák, I. Straka, M. Miková, M. Dušek, M. Ježek, J. Fiurášek (2013)
Efficient experimental estimation of fidelity of linear optical quantum Toffoli gate.Physical review letters, 111 16
Navid Farazmand, M. Zamani, M. Tahoori (2010)
Online fault testing of reversible logic using dual rail coding2010 IEEE 16th International On-Line Testing Symposium
B. Desoete, A. Vos (2002)
A reversible carry-look-ahead adder using control gatesIntegr., 33
A. Steane (1996)
Error Correcting Codes in Quantum Theory.Physical review letters, 77 5
Charles Bennett, G. Brassard, S. Popescu, B. Schumacher, J. Smolin, W. Wootters (1995)
Purification of noisy entanglement and faithful teleportation via noisy channels.Physical review letters, 76 5
M. Zamani, M. Tahoori, K. Chakrabarty (2012)
Ping-pong test: Compact test vector generation for reversible circuits2012 IEEE 30th VLSI Test Symposium (VTS)
[In this chapter we describe faults that can occur in reversible circuit as compared to faults that can occur in classical irreversible circuits. Because there are many approaches from classical irreversible circuits that are being adapted to reversible circuits, it is necessary to analyze what faults that exists in irreversible circuits can appear in reversible circuit as well. Thus we focus on comparing faults that can appear in classical circuit technology with faults that can appear in reversible and quantum circuit technology. The comparison is done from the point of view of information reversible and information irreversible circuit technologies. We show that the impact of reversible computing and quantum technology strongly modifies the fault types that can appear and thus the fault models that should be considered. Unlike in the classical non-reversible transistor based circuits, in reversible circuits it is necessary to specify what type of implementation technology is used as different technologies can be affected by different faults. Moreover the level of faults and their analysis must be revised to precisely capture the effects and properties of quantum gates and quantum circuits that share several similarities with reversible circuits. By not doing so the available testing approaches adapted from classical circuits would not be able to properly detect relevant faults. In addition, if the classical faults are directly applied without revision and modifications, the presented testing procedure would be testing for such faults that cannot physically occur in the given implementation of reversible circuits. The observation and analysis of these various faults presented in this chapter clearly demonstrates what faults can occur and what faults cannot occur in various reversible technologies. Consequently the results from this chapter can be used to design more precise tests for reversible logic circuits. Moreover the clearly described differences between faults occurring in reversible and irreversible circuits means that new algorithms for fault detection should be implemented specifically for particular reversible technologies.]
Published: Jul 19, 2016
Keywords: Logic Gate; Quantum Circuit; Reversible Function; CNOT Gate; Toffoli Gate
Read and print from thousands of top scholarly journals.
Already have an account? Log in
Bookmark this article. You can see your Bookmarks on your DeepDyve Library.
To save an article, log in first, or sign up for a DeepDyve account if you don’t already have one.
Copy and paste the desired citation format or use the link below to download a file formatted for EndNote
Access the full text.
Sign up today, get DeepDyve free for 14 days.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.