Complex Binary Number SystemArithmetic Circuits Designs
Complex Binary Number System: Arithmetic Circuits Designs
Jamil, Tariq
2012-10-05 00:00:00
[The algorithms for arithmetic operations in CBNS, described in the previous chapter, have been implemented in computer hardware using Field Programmable Gate Arrays (FPGAs). This chapter includes design information for a nibble-size (four bits) adder, subtractor, multiplier, and divider circuits utilizing CBNS for representation of complex numbers. The implementation and performance statistics related to these circuits are also presented.]
http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.pnghttp://www.deepdyve.com/lp/springer-journals/complex-binary-number-system-arithmetic-circuits-designs-60TB3IhXrr
Complex Binary Number SystemArithmetic Circuits Designs
[The algorithms for arithmetic operations in CBNS, described in the previous chapter, have been implemented in computer hardware using Field Programmable Gate Arrays (FPGAs). This chapter includes design information for a nibble-size (four bits) adder, subtractor, multiplier, and divider circuits utilizing CBNS for representation of complex numbers. The implementation and performance statistics related to these circuits are also presented.]
Published: Oct 5, 2012
Keywords: Field Programmable Gate Array; Memory Location; Truth Table; Memory Bank; Column Number
Recommended Articles
Loading...
There are no references for this article.
Share the Full Text of this Article with up to 5 Colleagues for FREE
Sign up for your 14-Day Free Trial Now!
Read and print from thousands of top scholarly journals.
To get new article updates from a journal on your personalized homepage, please log in first, or sign up for a DeepDyve account if you don’t already have one.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.