Design of CMOS Analog Integrated Fractional-Order CircuitsConclusions and Motivation for Future Work
Design of CMOS Analog Integrated Fractional-Order Circuits: Conclusions and Motivation for Future...
Tsirimokou, Georgia; Psychalinos, Costas; Elwakil, Ahmed
2017-04-13 00:00:00
[Throughout this work the second-order approximation of the CFE is utilized in order to present a systematic way for describing the design equations of fractional-order generalized transfer functions. Thus, fractional-order transfer functions are approximated using integer-order transfer functions, which are easy to realize. The main active cells that are employed are current mirrors, nonlinear transconductance cells (known as S, C cells), and OTAs, which are very attractive building blocks offering the capability of implementing resistorless realizations with electronic tuning, where only grounded capacitors are employed. As a result, the designer has only to choose the appropriate values of DC bias currents in order to realize the desired transfer function. Taking into account that MOS transistors are biased in subthreshold region, these topologies are able to operate in a low-voltage environment with reduced power consumption, making them attractive candidates for realizing fractional-order circuits in various interdisciplinary applications.]
http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.pnghttp://www.deepdyve.com/lp/springer-journals/design-of-cmos-analog-integrated-fractional-order-circuits-conclusions-ITg5eLmd2l
Design of CMOS Analog Integrated Fractional-Order CircuitsConclusions and Motivation for Future Work
[Throughout this work the second-order approximation of the CFE is utilized in order to present a systematic way for describing the design equations of fractional-order generalized transfer functions. Thus, fractional-order transfer functions are approximated using integer-order transfer functions, which are easy to realize. The main active cells that are employed are current mirrors, nonlinear transconductance cells (known as S, C cells), and OTAs, which are very attractive building blocks offering the capability of implementing resistorless realizations with electronic tuning, where only grounded capacitors are employed. As a result, the designer has only to choose the appropriate values of DC bias currents in order to realize the desired transfer function. Taking into account that MOS transistors are biased in subthreshold region, these topologies are able to operate in a low-voltage environment with reduced power consumption, making them attractive candidates for realizing fractional-order circuits in various interdisciplinary applications.]
Published: Apr 13, 2017
Recommended Articles
Loading...
There are no references for this article.
Share the Full Text of this Article with up to 5 Colleagues for FREE
Sign up for your 14-Day Free Trial Now!
Read and print from thousands of top scholarly journals.
To get new article updates from a journal on your personalized homepage, please log in first, or sign up for a DeepDyve account if you don’t already have one.
All DeepDyve websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.