Get 20M+ Full-Text Papers For Less Than $1.50/day. Start a 14-Day Trial for You or Your Team.

Learn More →

Emerging Computing: From Devices to SystemsHardware Security in Emerging Photonic Network-on-Chip Architectures

Emerging Computing: From Devices to Systems: Hardware Security in Emerging Photonic... [Photonic networks-on-chip (PNoCs) enable high bandwidth on-chip data transfers by using photonic waveguides capable of dense-wavelength-division-multiplexing (DWDM) for signal traversal and microring resonators (MRs) for signal modulation. A Hardware Trojan in a PNoC can manipulate the electrical driving circuit of its MRs to cause the MRs to snoop data from the neighboring wavelength channels in a shared photonic waveguide. This introduces a serious security threat. This chapter presents a novel framework called SOTERIA that utilizes process variation based authentication signatures along with architecture-level enhancements to protect data in PNoC architectures from snooping attacks. With a minimal overheads of up to 10.6% in average latency and of up to 13.3% in energy-delay-product (EDP) our approach can significantly enhance the hardware security in DWDM-based PNoCs.] http://www.deepdyve.com/assets/images/DeepDyve-Logo-lg.png

Emerging Computing: From Devices to SystemsHardware Security in Emerging Photonic Network-on-Chip Architectures

Download PDF
22 pages

Loading next page...
 
/lp/springer-journals/emerging-computing-from-devices-to-systems-hardware-security-in-0letJrYRKw
Publisher
Springer Nature Singapore
Copyright
© Springer Nature Singapore Pte Ltd. 2023. Chapters "Innovative Memory Architectures Using Functionality Enhanced Devices" and "Intelligent Edge Biomedical Sensors in the Internet of Things (IoT) Era" are licensed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/). For further details see license information in the chapters.
ISBN
978-981-16-7486-0
Pages
291 –313
DOI
10.1007/978-981-16-7487-7_9
Publisher site
See Chapter on Publisher Site

Abstract

[Photonic networks-on-chip (PNoCs) enable high bandwidth on-chip data transfers by using photonic waveguides capable of dense-wavelength-division-multiplexing (DWDM) for signal traversal and microring resonators (MRs) for signal modulation. A Hardware Trojan in a PNoC can manipulate the electrical driving circuit of its MRs to cause the MRs to snoop data from the neighboring wavelength channels in a shared photonic waveguide. This introduces a serious security threat. This chapter presents a novel framework called SOTERIA that utilizes process variation based authentication signatures along with architecture-level enhancements to protect data in PNoC architectures from snooping attacks. With a minimal overheads of up to 10.6% in average latency and of up to 13.3% in energy-delay-product (EDP) our approach can significantly enhance the hardware security in DWDM-based PNoCs.]

Published: Jul 9, 2022

There are no references for this article.